## Sequential Circuits

Chapter 4 S. Dandamudi

## Outline

- Introduction
- Clock signal
  - \* Propagation delay
- Latches
  - \* SR latch
  - \* Clocked SR latch
  - \* D latch
  - \* JK latch
- Flip flops
  - \* D flip flop
  - \* JK flip flop

- Example chips
- Example sequential circuits
  - \* Shift registers
  - \* Counters
- Sequential circuit design
  - \* Simple design examples
    - » Binary counter
    - » General counter
  - \* General design process
    - » Examples
      - Even-parity checker
      - Pattern recognition


© S. Dandamudi

## Introduction

- Output depends on current as well as past inputs
  - \* Depends on the history
  - \* Have "memory" property
- Sequential circuit consists of
  - » Combinational circuit
  - » Feedback circuit
  - \* Past input is encoded into a set of state variables
    - » Uses feedback (to feed the state variables)
      - Simple feedback
      - Uses flip flops

Introduction (cont'd)


## Main components of a sequential circuit



<sup>©</sup> S. Dandamudi Chapter 4: Page 4 To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

## Introduction (cont'd)

- Feedback circuit can be
  - \* A simple interconnection some outputs to input, or
  - \* A combinational circuit with "memory" property
    - » Uses flip-flops we discuss later
- Feedback can potentially introduce instability



(a) Stable circuit


(b) Unstable circuit

© S. Dandamudi

# Clock Signal

- Digital circuits can be operated in
  - \* Asynchronous mode
    - » Circuits operate independently
      - Several disadvantages
  - \* Synchronous mode
    - » Circuits operate in lock-step
    - » A common clock signal drives the circuits
- Clock signal
  - \* A sequence of 1s and 0s (ON and OFF periods)
  - \* Need not be symmetric

#### Clock Signal (cont'd)



2003

© S. Dandamudi

Chapter 4: Page 7

# Clock Signal (cont'd)

- Clock serves two distinct purposes
  - \* Synchronization point
    - » Start of a cycle
    - » End of a cycle
    - » Intermediate point at which the clock signal changes levels
  - \* Timing information
    - » Clock period, ON, and OFF periods
- Propagation delay
  - \* Time required for the output to react to changes in the inputs

#### Clock Signal (cont'd) Input Output x (a) Circuit diagram $\sim \Delta T$ Output X AND Input Т $\sim \Delta T$ $\geq$ $\mathbf{X}$ Input (b) Timing diagram


© S. Dandamudi

Chapter 4: Page 9

#### Latches

- Can remember a bit
- Level-sensitive (not edge-sensitive)


A NOR gate implementation of SR latch



© S. Dandamudi

### Latches (cont'd)

- SR latch outputs follow inputs
- In clocked SR latch, outputs respond at specific instances
  - \* Uses a clock signal




© S. Dandamudi

Chapter 4: Page 11

## Latches (cont'd)


- D Latch
  - \* Avoids the SR = 11 state



## Flip-Flops

- Edge-sensitive devices
  - \* Changes occur either at positive or negative edges


Positive edge-triggered D flip-flop




Chapter 4: Page 13

## Flip-Flops (cont'd)

- Notation
  - \* Not strictly followed in the literature
    - » We follow the following notation for latches and flip-flops



### Flip-Flops (cont'd)




2003

© S. Dandamudi


Chapter 4: Page 15


Flip-Flops (cont'd)




#### **Example Sequential Circuits**

- Shift Registers
  - \* Can shift data left or right with each clock pulse









- Counters
  - \* Easy to build using JK flip-flops
    - » Use the JK = 11 to toggle
  - \* Binary counters
    - » Simple design
      - B bits can count from 0 to  $2^{B}$ –1
    - » Ripple counter
      - Increased delay as in ripple-carry adders
      - Delay proportional to the number of bits
    - » Synchronous counters
      - Output changes more or less simultaneously
      - Additional cost/complexity

© S. Dandamudi




© S. Dandamudi

- Synchronous modulo-8 counter
  - \* Designed using the following simple rule
    - » Change output if the preceding count bits are 1








© S. Dandamudi

Chapter 4: Page 22

## Function table

_	H =	high	L	L = low $X = don't care$
MR	PE	CET	CEP	Action on clock rising edge
L	X	X	X	Clear
Н	L	X	X	Parallel load (Pn $\rightarrow$ Qn)
Н	Н	Н	Н	Count (increment)
Н	Н	L	X	No change (hold); TC is low
Н	Н	X	L	No change (hold)



© S. Dandamudi Chapter 4: Page 24 To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

2003

# Sequential Circuit Design

- Sequential circuit consists of
  - \* A combinational circuit that produces output
  - \* A feedback circuit
    - » We use JK flip-flops for the feedback circuit
- Simple counter examples using JK flip-flops
  - \* Provides alternative counter designs
  - \* We know the output
    - » Need to know the input combination that produces this output
    - » Use an excitation table
      - Built from the truth table

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

© S. Dandamudi

(a) JK	flip-flop	truth	table
--------	-----------	-------	-------

 $Q_n \mid Q_{n+1}$ 

J K

(b) Excitation table for JK flip-flops


$Q_{n+1}$	J	K
0	0	d
1	1	d
0	d	1
1	d	0
	0 1 0	0 0 1 1 0 d

0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- Build a design table that consists of
  - \* Current state output
  - \* Next state output
  - \* JK inputs for each flip-flop
- Binary counter example
  - \* 3-bit binary counter
  - \* 3 JK flip-flops are needed
  - \* Current state and next state outputs are 3 bits each
  - \* 3 pairs of JK inputs

	Design table for the binary counter example												
Present state Next state						JK flip-flop inputs							
A	В	С	A	В	С	JA	K <sub>A</sub>	$J_B$	$K_{B}$	J <sub>C</sub>	K <sub>C</sub>		
0	0	0	0	0	1	0	d	0	d	1	d		
0	0	1	0	1	0	0	d	1	d	d	1		
0	1	0	0	1	1	0	d	d	0	1	d		
0	1	1	1	0	0	1	d	d	1	d	1		
1	0	0	1	0	1	d	0	0	d	1	d		
1	0	1	1	1	0	d	0	1	d	d	1		
1	1	0	1	1	1	d	0	d	0	1	d		
1	1	1	0	0	0	d	1	d	1	d	1		


© S. Dandamudi



 $J_C = 1$ 



© S. Dandamudi



1

10

d

0

10

0


0

10

d

d

- Final circuit for the binary counter example
  - \* Compare this design with the synchronous counter design




© S. Dandamudi Chapter 4: Page 30 To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

- A more general counter design
  - \* Does not step in sequence

 $0 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 6 \rightarrow 0$ 


- Same design process
- One significant change
  - \* Missing states
    - » 1, 2, and 4
    - » Use don't cares for these states



© S. Dandamudi

	Pre	esent	ent state		Next state		JK flip-flop inputs						
	A	В	С	А	В	С	$J_A$	K <sub>A</sub>	$J_B$	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>	
Design	0	0	0	0	1	1	0	d	1	d	1	d	
table for	0	0	1	_	_	_	d	d	d	d	d	d	
the general	0	1	0	_	_	—	d	d	d	d	d	d	
counter example	0	1	1	1	0	1	1	d	d	1	d	0	
• manpre	1	0	0	_	_	_	d	d	d	d	d	d	
	1	0	1	1	1	1	d	0	1	d	d	0	
	1	1	0	0	0	0	d	1	d	1	0	d	
	1	1	1	1	1	0	d	0	d	0	d	1	

© S. Dandamudi




2003

© S. Dandamudi

Chapter 4: Page 33

Final circuit for the general counter example



#### Chapter 4: Page 34

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

© S. Dandamudi


# General Design Process

- FSM can be used to express the behavior of a sequential circuit
  - » Counters are a special case
  - \* State transitions are indicated by arrows with labels X/Y
    - » X: inputs that cause system state change
    - » Y: output generated while moving to the next state
- Look at two examples
  - \* Even-parity checker
  - \* Pattern recognition

- Even-parity checker
  - \* FSM needs to remember one of two facts
    - » Number of 1's is odd or even
    - » Need only two states
      - 0 input does not change the state
      - 1 input changes state
  - \* Simple example


2003

» Complete the design as an exercise



© S. Dandamudi Chapter 4: Page 36

- Pattern recognition example
  - \* Outputs 1 whenever the input bit sequence has exactly two 0s in the last three input bits
  - \* FSM requires thee special states to during the initial phase
    - $\gg$  S0 S2
  - \* After that we need four states
    - » S3: last two bits are 11
    - » S4: last two bits are 01
    - » S5: last two bits are 10
    - » S6: last two bits are 00



To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

- Steps in the design process
  - 1. Derive FSM
  - 2. State assignment
    - \* Assign flip-flop states to the FSM states
      - \* Necessary to get an efficient design
  - 3. Design table derivation
    - \* Derive a design table corresponding to the assignment in the last step
  - 4. Logical expression derivation
    - \* Use K-maps as in our previous examples
  - 5. Implementation

- State assignment
  - \* Three heuristics
    - » Assign adjacent states for
      - states that have the same next state
      - states that are the next states of the same state
      - States that have the same output for a given input
  - \* For our example
    - » Heuristic 1 groupings: (S1, S3, S5)<sup>2</sup> (S2, S4, S6)<sup>2</sup>
    - » Heuristic 2 groupings: (S1, S2) (S3, S4)<sup>3</sup> (S5, S6)<sup>3</sup>
    - » Heuristic 1 groupings: (S4, S5)

		Next	state	Output		
	Present state	X = 0	X = 1	X = 0	X = 1	
State table for	SO	S2	<b>S</b> 1	0	0	
the pattern	<b>S</b> 1	S4	<b>S</b> 3	0	0	
recognition	<b>S</b> 2	<b>S</b> 6	S5	0	0	
example	<b>S</b> 3	S4	<b>S</b> 3	0	0	
	<b>S</b> 4	<b>S</b> 6	<b>S</b> 5	1	0	
	S5	S4	<b>S</b> 3	1	0	
	<b>S</b> 6	<b>S</b> 6	S5	0	1	


© S. Dandamudi

						State assignment				
	K-map for state assignment							A	В	С
BC	C 00	01	11	10		50	=	0	0	0
						<b>S</b> 1	=	0	1	0
0	S0	<b>S</b> 3	S5	S1	<b>C</b>	52	=	1	1	0
1		S4	S6	S2	(	53	=	0	0	1
					(	54	=	1	0	1
					(	55	=	0	1	1
					<b>S</b>	56	=	1	1	1

© S. Dandamudi

Chapter 4: Page 42


	sta			Present state	Next state			Present state	state JK flip-fl				op inputs			
Desien	Α	В	С	Х	A	В	С	Y	$J_A$	$\mathbf{K}_{\mathbf{A}}$	$J_{\rm B}$	$\mathrm{K}_\mathrm{B}$	J <sub>C</sub>	$K_{C}$		
Design	0	0	0	0	1	1	0	0	1	d	1	d	0	d		
table	0	0	0	1	0	1	0	0	0	d	1	d	0	d		
	0	0	1	0	1	0	1	0	1	d	0	d	d	0		
	0	0	1	1	0	0	1	0	0	d	0	d	d	0		
	0	1	0	0	1	0	1	0	1	d	d	1	1	d		
	0	1	0	1	0	0	1	0	0	d	d	1	1	d		
	0	1	1	0	1	0	1	1	1	d	d	1	d	0		
	0	1	1	1	0	0	1	0	0	d	d	1	d	0		
	1	0	1	0	1	1	1	1	d	0	1	d	d	0		
	1	0	1	1	0	1	1	0	d	1	1	d	d	0		
	1	1	0	0	1	1	1	0	d	0	d	0	1	d		
	1	1	0	1	0	1	1	0	d	1	d	0	1	d		
	1	1	1	0	1	1	1	0	d	0	d	0	d	0		
	1	1	1	1	0	1	1	1	d	1	d	0	d	0		





© S. Dandamudi

Chapter 4: Page 44



© S. Dandamudi

Chapter 4: Page 45

## Summary

- Output of a sequential circuit
  - \* Depends on the current input, and
  - \* Past history
- Typically consists of
  - \* A combinational circuit
  - \* A feedback circuit
- Provides "memory" property
  - \* Can be used to store a single bit of information
- Discussed sequential circuit design

Last slide